

Introduction to Multicore RTOS-based Application Development

DAY 3: Digging into the Dual-Core STM32H7 MCU's

Sponsored by









Webinar Logistics

- Turn on your system sound to hear the streaming presentation.
- If you have technical problems, click "Help" or submit a question asking for assistance.
- Participate in 'Group Chat' by maximizing the chat widget in your dock.
- Submit questions for the lecturer using the Q&A widget. They will follow-up after the lecture portion concludes.





Course Sessions

- Multicore Application Architecture Design
- A Quick Review of RTOS Fundamentals
- Digging into the Dual-Core STM32H7 MCU's
- Toolchain Setup for Dual Core MCU's
- Writing Multicore Microcontroller Applications





STM32H7 Dual Core Microcontrollers

Overview

- Large Memory Footprint
 - 2 MB Flash
 - 1 MB of SRAM
- Cortex-M7 + Cortex-M4 core
 - 480 MHz
 - 240 MHz



Source: ST Microelectronics







STM32H7 Dual Core Microcontrollers

System

SMPS, LDO, USB and backup regulators POR/PDR/PVD/BOR

Multi-power domains

Xtal oscillators 32 kHz + 4 ~48 MHz

Internal RC oscillators 32 kHz + 4, 48 & 64 MHz

3x PLL

Clock control

RTC/AWU

1x SysTick timer

2x watchdogs (independent and window)

82/114/140/168 I/0s

Cyclic redundancy check (CRC)

Unique ID

Chrom-ART Accelerator™

JPEG Codec Acceleration

Cache I/D 16+16 Kbytes

Arm® Cortex® -M7 480 MHz

Arm® Cortex® -M4 240 MHz 2-Mbyte dual-bank Flash memory

RAM 1056 Kbytes incl. 64 Kbytes ITCM

FMC/SRAM/NOR/NAND/ SDRAM

Dual-mode Quad-SPI

1024-byte + 4-Kbyte backup SRAM

Connectivity

TFT LCD controller
MPI-DSI

IDIAL OF O

HDMI-CEC

6x SPI, 3x I2S, 4x I2C

Camera interface

Ethernet MAC 10/100 with IEEE 1588

MDIO slave

2x FDCAN (Flexible Data rate)

1x USB 2.0 OTG FS/HS 1x USB 2.0 OTG FS

Control

2x 16-bit motor control PWM synchronized AC timer

10x 16-bit timers 2x 32-bit timers

5x Low-power timer 16-bit high-resolution timer

Crypto/Hash processor

3DES, AES 256, GCM, CCM SHA-1, SHA-256, MD5, HMAC

Security services SFI and SB-SFU Floating point unit (DP-FPU)

Nested vector interrupt controller (NVIC)

JTAG/SW debug/ETM

Memory Protection Unit (MPU)

ROP, PC-ROP anti-tamper

AXI and Multi-AHB bus matrix

4x DMA
True random number
generator (RNG)

4x USART + 4 UART LIN, smartcard, IrDA, modem control

1x Low-power UART

4x SAI (Serial audio interface)

SPDIF input x4

DFSDM (8 inputs/4 filters)

SWP (Single Wire Protocol)

Analog

2x 12-bit, 2-channel DACs 3 x 16-bit ADC (up to 3.6 Msps) 20 channels/up to 2 MSPS Temperature sensor

> 2x COMP 2x Op amp

2x Up an

Source: ST Microelectronics






CEC Continuing Education Center

STM32 Dual Core MCU Development Boards

NUCLEO-H745ZIQ



ABX00042



STM32H757I-EVAL








Will you be getting a development board to try out multicore microcontroller application development?


- Yes
- No





The STM32 Cortex-M4 Implementation









CEC Continuing Education Center

The STM32 Cortex-M7 Implementation
















Table 2. Bus-master-to-bus-slave interconnect

Bus master / type ⁽¹⁾																				
																\vdash				
Cortex-M7 - AXIM	Cortex-M7 - AHBP	Cortex-M7 - ITCM	Cortex-M7 - DTCM	SDMMC1	MDMA	MDMA - AHBS	DMA2D	ГТВС	DMA1 - MEM	DMA1 - PERIPH	DMA2 - MEM	DMA2 - PERIPH	Eth. MAC - AHB	SDMMC2 - AHB	USBHS1 - AHB	USBHS2 - AHB	Cortex-M4 - S-bus	Cortex-M4 - D-bus	Cortex-M4 - I-bus	BDMA - AHB
	Interconnect path and type ⁽²⁾																			
•	-	X	-	-	-	X	-	-	-	-	-	-	-	-	-	-	-		-	-
•	•	-	X	•		X	-	-	•	-	•	•	•	-	•	•	•	-	•	-
х	•	-	-	•	х	-	-	•	х	X	X	X	X	X	х	х	X	X	X	-
х	•	-	•	•	х	-	•	٠	х	Х	X	X	X	X	X	х	X	X	X	-
X	•	-	•	X	X	-	X	X	х	X	X	X	X	X	X	X	X	X	X	-
X	•	-	-	X	X	-	X	X	х	X	Х	X	X	X	X	X	X	X	X	-
X	-	-	-	X	X	-	X	X	X	X	X	X	X	X	X	X	X	X	X	-
X	-	-	-	X	X	-	X	X	X	X	X	X	X	X	X	X	X	X	X	-
X	-	-	-	X	X	-	X	X	X	X	X	X	X	X	X	X	X	X	X	-
X	-	-	-	-	Х	-	X	-	X	X	X	X	X	X	X	X	X	X	X	-
X	-	-	-	-	Х	-	X	-	X	X	X	X	X	X	X	X	X	X	X	-
X	-	-	-	-	Х	-	X	-	X	X	X	X	X	X	X	X	X	X	X	-
٠	х	-	-	-	Х	-	X	-	X	X	X	X	•	-	•	-	X	-	•	-
-	Х	-	-	-	Х	-	Х	-	X	X	Х	X	-	-	-	-	X	-	-	-
•	х	-	-	-	х	-	X	-	X	X	Х	X	•	-	•	•	X	-	•	-
•	X	-	-	-	Х	-	X	-	X	X	X	X	-	-	•	-	X	-	•	-
X	•	-	-	•	х	-	-	-	X	X	X	X	X	X	X	X	X	-	•	X
X	•	-	-	•	х	-	-	-	X	X	X	X	X	X	X	X	X	-	•	X
X	-	-	-	-	х	-	-	-	X	X	X	X	X	X	X	X	X	-	-	X
X	-	-	-	-	Х	-	-	-	X	X	х	X	X	X	X	X	X	-	-	X
	x x x x x x x x x x x x x x x x x x x	x - x - x - x - x - x - x - x - x - x -	Cortex-M7 Cortex-M7 Cortex-M7 Cortex-M7	Cortex-M7 Cortex-M7 Cortex-M7 Cortex-M7 Cortex-M7 Cortex-M7 Cortex-M7	X X X X X X X X X X X X X X X X X X	X X x X x	x - x - x - x - x - x - x - x - x -	Inter	Cortex-M7 - AXIM	Cortex-M7 - AHBP SDMMC1 SDMMC1 - MDWA - AHBS CONTAC - N	Cortex-M7 - AHBS	Cortex-M7 - AXIM	Interconnect path and tyles	Contex-M7 - AXIM	College-Mat - Mat - Ma	Cottex-M7 - MSMMC2 - AHB	Cortex-M7 - AHB	Contex-My - A-HB Contex-My -	Cottex-MY - AXIM Cottex-MY - Cottex-M	Cottex-M1 - Parish Cottex-M2 - Parish Cottex-M3 - Parish Cottex-M4 - Parish Cottex-

^{1.} Bold font type denotes 64-bit bus, plain type denotes 32-bit bus.

^{2. &}quot;X" = access possible, "-" = access not possible, shading = access useful/usable.





A few useful definitions

ART accelerator – adaptive real-time memory access accelerator

ITCM-RAM – instruction trace ram can be accessed at maximum CPU clock without latency. Located on the Cortex-M7 at 0x0000 0000.





Which domain contains shared memory between the two cores?

- D1 Domain (High-Performance block)
- D2 Domain (Communication peripherals and timers)
- D3 Domain (reset/clock control/power management)





Processor Boot Options

- Simultaneous Boot (CM4 and CM7)
- Boot CM4 (CM7 Gated)
- Boot CM7 (CM4 Gated)






The HSEM Peripheral

HSEM is a hardware semaphore module used to manage access permissions and synchronization of resources between multiple processes.

- 32 Semaphores
- Multiple locking mechanisms
 - 1 step read lock
 - 2 step write, read back lock
- Located on the AHB interface bus



Source: STM





What are some possible applications for the HSEM?

- Used prior to a peripheral access
- Manage shared resources
- Synchronize processes
- All the above
- None of the above





Thank you for attending

Please consider the resources below:

- www.beningo.com
 - Blog, White Papers, Courses
 - Embedded Bytes Newsletter
 - http://bit.ly/1BAHYXm



From <u>www.beningo.com</u> under

- Blog > CEC – Introduction to Multicore RTOS-based Application Development



DesignNews

Thank You

Sponsored by



