Embedded System Design Techniques™

Debugging Real-time Embedded Software – Hands-on

Session 3: Debugging the ARM Cortex-M Microcontroller

July 13th, 2016 Jacob Beningo, CSDP



© 2015 Jacob Beningo All Rights Reserved





Course Overview

- Introduction to Debugging Real-time Embedded Systems
- Foundational Debugging Techniques
- Debugging the ARM Cortex-M Microcontroller
- Utilizing Systems Viewers and Trace tools to Debug Firmware
- Tips and Tricks for Debugging Embedded Systems

2

© 2015 Jacob Beningo All Rights Reserved





Session Overview

- The ARM Core
- Debugging Capabilities
- Debug and Trace Interfaces
- Trace Capabilities

3

• Statistical Profiling with SWV



Presented by:



© 2015 Jacob Beningo All Rights Reserved

The ARM Core



DesignNews



Debugging Capabilities

Invasive Debugging – features that need to stop the processor or change the program execution flow significantly

- Program halting, single stepping, reset, resume
- Breakpoints
- Data watchpoints
- Internal register accesses
- Debug monitor exception
- ROM based debugging using flash patch logic

Non-invasive debugging – features that have no or very little effect on the program

flow

- On the fly memory / peripheral access
- Instruction trace
- Data trace
- Software generated trace

5

• Profiling



© 2015 Jacob Beningo All Rights Reserved



Debug and Trace Interface

Debug Interface

- Joint Test Action Group (JTAG)
- Serial Wire Debugger (SWD) (ARM protocol)
- Available types of trace
- Serial Wire Viewer (SWV)
 - Single data pin
 - Limited to 2 Mbps
 - Used with SWD
- Trace Port Interface (TPI)

6

- 4 Data pins and a clock
- Separate connector from SWV



Cortex 20-pin 0.05" JTAG/SWD/ETM Connector

			1	
VTref	1		2	SDWIO / TMS
GND	3		4	SWDCLK / TCK
GND	5		6	SWO/EXTa/TRACECTL / TDO
KEY	7		8	NC/EXTb / TDI
GNDDetect	9		10	nRESET
GND/TgtPwr+Cap	11		12	TRACECLK
GND/TgtPwr+Cap	13		14	TRACEDATA[0]
GND	15		16	TRACEDATA[1]
GND	17		18	TRACEDATA[2]
GND	19		20	TRACEDATA[3]
			1	

Presented by:



© 2015 Jacob Beningo All Rights Reserved

Trace Capabilities

What information can be exported?

- Exception events
 - Information associated with a data watchpoint event (data value, program counter, address values, etc)
- Events from profiling counters

7

- Software generated trace data (instrumentation trace: ex printf)
- Timestamp information for each trace data, you can enable a timestamp packet to go with it so that the timing of events can be reconstructed by the debug host.



© 2015 Jacob Beningo All Rights Reserved



Data Watchpoint and Trace (DWT)

Debug Event Generation

- Generages debug event (like a data watch point) that can be used to halt the processor or generate the debug monitor exception
- Used by ETM to start/stop trace

Data trace

• Generate data trace packets when the comparator matches that contain values, data addresses or PC values.

PC Sampling

- Generate periodic PC sampling to the trace stream for profiling
- Allows debugger to occasionally sample the PC
- Can be monitored in two ways

8

- Output pc samples via trace periodically
- Debugger can read the register directly
- Major uses
 - Estimating functions that have been executed
 - Determining execution path
 - Estimate how much time is spent in each function and generate approximate min, avg and max values

Profiling

• Counters are available to generated trace packets and collect information about the system.

Exception trace

DWT can generate a trace packet at exception enter and exit. When used with ITM can provide detailed timing of how much time was spent in the exception.

© 2015 Jacob Beningo All Rights Reserved



Instrumentation Trace Macrocell (ITM)

Multiple functionalities

- Software trace software can directly write to the trace port and registers
- Trace packet merger for the DWT, stimulus port and timestamp packet
- Can generate timestamp packets that are inserted in the trace stream to help the debugger reconstruct the timing of the system

Can only be used if the ITM module is included on the chip and the trace port is used with a debugger that supports trace.

Main purpose of ITM is for debug message output such as printf

- Contains 32 stimulus ports allowing multiple processes to output to multiple ports
- Using the ITM does not cause much of a delay in program execution unlike traditional debug messages
- Output can be directed to the trace port interface or to the SWV
- Debug message code be left in the final application because if TRCENA is disabled, the ITM will be inactive and not transmit the messages. (SECURITY RISK!?)
- Debugger normally sets up the ITM for developers

9

© 2015 Jacob Beningo All Rights Reserved



Embedded Trace MacroCell(ETM)

Instruction Trace – needs an optional on-chip hardware component called Embedded Trace MacroCell (ETM).

- Provides entire instruction trace history that can be reconstructed by the host.
- Can verify code coverage of the application during testing.
- Useful for code coverage, complex software bugs, performance analysis.
- Requires special interface

10

- Requires advanced (more expensive) debug probe





Name: K64F-FreeRTOS Debug	Select SWD Interface
Main Debugger Startup Seripte Source Common SwD JIAG Initial Speed 6000 Hz Use specific J-Link S/N	
JTAG Scan Chain	
● Auto ○ Manual Position 0	
Misc	
Enable live expressions	SWV Option from dropdown
Trace Trace system: SWV (Serial Wire Viewer)	Default is 8 MHzl What is
Clock Settings Core Clock: 21.0 T MHz	your clock speed?
SWO Clock: 3000 V kHz	
Port number: 2332	
	Run the debugger!

DesignNews

11

1

© 2015 Jacob Beningo All Rights Reserved





DesignNews

12

© 2015 Jacob Beningo All Rights Reserved EDU



DesignNews

13

© 2015 Jacob Beningo All Rights Reserved



Clock Settings Core Clock: Clock Prescaler: SWO Clock:	21 7 3000.0	MHz kHz	Trace Events CPI: Cycles per SLEEP: Sleep cy FOLD: Folded in	instruction [rcles [nstructions [] EXC: Exce] LSU: Loa] EXETRC:	eption overhea d store unit cy Trace Exceptio	ad incles	PC Sampling PC Sampling Reable Re Timestamps Enable Pr	esolution: 102	40 ~	Cycles/sam
Data Trace											
Comparator	D		Comparato	r 1		Comparato	r2		Comparato	or 3	
Var/Addr:)x0		Var/Addr:	0x0		Var/Addr:	0x0		Var/Addr:	0x0	
Access: F	lead/Writ	e	 Access: 	Read/Write		Access:	Read/Write	e	Access:	Read/Write	500
Size: \	Vord		Size:	Word	4	Size:	Word		Size:	Word	i.
Generate: [ata Value	.	Generate:	Data Value		Generate:	Data Value		Generate:	Data Value	
ITM Stimulus F Enable port: Privileged onl	Ports 31	Port 3	24 23	Port 158]16 1	50000		3 7000		0	

Presented by:



14

© 2015 Jacob Beningo All Rights Reserved



7 Run the code

Index	Ту	ype	Data	Cycles	Time(s)	Extra info	
43549	N PO	C Sample	0x5eae	0	0.0 s		
3550	by P	C Sample	0x17b4	0	0.0 s		
3551	P	C Sample	0x5eb2	0	0.0 s		
13552	P	C Sample	0x17b6	0	0.0 s		
43553	P	C Sample	0x5eb2	0	0.0 s		
43554	P	C Sample	0x17b6	0	0.0 s		

8 Pause

🛾 SWV Trace Log 📮 SWV	/Console 🔳	SWV Statistical Pr	ofiling 🛛		s 💿 🗙 😐 🗄
Function	% in use	Samples	Start address	Size	^
prvldleTask()	41.87%	123322	0x5d6d	0x24	
FRTOS1_vApplicationIdle	28.99%	85399	0x17b1	0xc	
prvCheckTasksWaitingTe	28.99%	85388	0x5ea9	0xc	
xTaskIncrementTick()	0.05%	149	0x57a9	0x184	
vPortTickHandler()	0.02%	49	0x769d	0x24	
xTaskResumeAll()	0.01%	43	0x55c5	0x110	
WTackSwitchContextA	0.01%	25	0~5024	Over	~

Overflow packets: 0 PC Samples: 294553

15

DesignNews

© 2015 Jacob Beningo All Rights Reserved



Additional Resources

- Download Course Material for
 - Updated C Doxygen Templates (Sept 2015)
 - Example source code
 - Templates
 - YouTube Videos
- Microcontroller API Standard
- EDN Embedded Basics Articles
- Embedded Bytes Newsletter
 - http://bit.ly/1BAHYXm



From <u>www.beningo.com</u> under

16

Blog > Debugging Realtime Embedded Systems

DesignNews

© 2015 Jacob Beningo All Rights Reserved



The Lecturer – Jacob Beningo



Jacob Beningo

Principal Consultant

Social Media / Contact

- : jacob@beningo.com
- : 248-719-6850

Т

in

- : Jacob_Beningo
- : Beningo Engineering
- : JacobBeningo
- **EDN** : Embedded Basics

CONSULTING

- Secure Bootloaders
- Code Reviews
- Architecture Design
- Real-time Software
- Expert Firmware Analysis

EMBEDDED TRAINING





www.beningo.com

DesignNews

17

© 2015 Jacob Beningo All Rights Reserved



