



DesignNews

Field-Programmable Gate Array (FPGA) Primer

Day 1:

Vivado ML Installation

Sponsored by



Webinar Logistics

- Turn on your system sound to hear the streaming presentation.
- If you have technical problems, click “Help” or submit a question asking for assistance.
- Participate in ‘Attendee Chat’ by maximizing the chat widget in your dock.




Fred Eady

Visit 'Lecturer Profile' in your console for more details.

AGENDA

- **Ubuntu Installation Prerequisites**
- **Vivado Design Suite Installation**
- **A Very Expensive But Fancy LED Blinker**



Install libncurses5 and libtinfo5

Allows Vivado to start




```
fred@shopUbuntu885: ~  
File Edit View Search Terminal Help  
  
fred@shopUbuntu885:~$ sudo apt install libncurses5  
Reading package lists... Done  
Building dependency tree... Done  
Reading state information... Done  
The following additional packages will be installed:  
  libtinfo5  
The following NEW packages will be installed:  
  libncurses5 libtinfo5  
0 upgraded, 2 newly installed, 0 to remove and 2 not upgraded.  
Need to get 207 kB of archives.  
After this operation, 883 kB of additional disk space will be used.  
Do you want to continue? [Y/n] Y  
Get:1 http://us.archive.ubuntu.com/ubuntu jammy-updates/universe amd64 6.3-2ubuntu0.1 [100 kB]  
Get:2 http://us.archive.ubuntu.com/ubuntu jammy-updates/universe amd64 6.3-2ubuntu0.1 [107 kB]  
Fetched 207 kB in 0s (417 kB/s)  
Selecting previously unselected package libtinfo5:amd64.  
(Reading database ... 201071 files and directories currently installed.)  
Preparing to unpack .../libtinfo5_6.3-2ubuntu0.1_amd64.deb ...  
Unpacking libtinfo5:amd64 (6.3-2ubuntu0.1) ...  
Selecting previously unselected package libncurses5:amd64.  
Preparing to unpack .../libncurses5_6.3-2ubuntu0.1_amd64.deb ...  
Unpacking libncurses5:amd64 (6.3-2ubuntu0.1) ...  
Setting up libtinfo5:amd64 (6.3-2ubuntu0.1) ...  
Setting up libncurses5:amd64 (6.3-2ubuntu0.1) ...  
0 upgraded, 2 newly installed, 0 to remove and 2 not upgraded.  
0 B of additional disk space will be used.  
fred@shopUbuntu885:~$
```



Allows Simulation to run

```
fred@shopUbuntu885: ~  
fred@shopUbuntu885:~$ sudo apt install libtinfo5  
[sudo] password for fred:  
Reading package lists... Done  
Building dependency tree... Done  
Reading state information... Done  
libtinfo5 is already the newest version (6.3-2ubuntu0.1).  
libtinfo5 set to manually installed.  
0 upgraded, 0 newly installed, 0 to remove and 2 not upgraded.  
fred@shopUbuntu885:~$
```


Download the Unified Installer



AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1:
Windows Self Extracting Web Installer (EXE - 199.47 MB)

MD5 SUM Value : 4c6a1e5d5cf7c44c3f201c9056b6cf45

Download Verification ⓘ


Digests Signature Public Key

AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1:
Linux Self Extracting Web Installer (BIN - 265.94 MB)

MD5 SUM Value : e47ad71388b27a6e2339ee82c3c8765f

Download Verification ⓘ


Digests Signature Public Key



ad/xf.html?filename=Xilinx_Unified_2023.1_0507_1903_Lin64.bin

Xilinx_Unified_2023.1_0507_1903_Lin64.bin
20s left — 113 of 266 MB (8.7 MB/sec)

Show all downloads



Run the Unified Installer

```
fred@shopUbuntu885: ~/Downloads
File Edit View Search Terminal Help
Xilinx_Unified_2023.1_0507_1903_Lin64.bin
fred@shopUbuntu885:~/Downloads$ chmod +x Xilinx_Unified_2023.1_0507_1903_Lin64.bin
fred@shopUbuntu885:~/Downloads$ sudo ./Xilinx_Unified_2023.1_0507_1903_Lin64.bin
[sudo] password for fred:
Verifying archive integrity... All good.
Uncompressing AMD Installer for FPGAs and Adaptive SoCs.....
.....
This is a fresh install.
INFO Could not detect the display scale (hdpi).
      If you are using a high resolution monitor, you can set the insaller scale factor like th
is:
      export XINSTALLER_SCALE=2
      setenv XINSTALLER_SCALE 2
INFO - Started in: 2 Sec
INFO - Internet connection validated, can connect to internet.
█
```

Install Vitis.. Not Vivado?

AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Select Install Type

Select Install Type

Please select install type and provide your AMD.com E-mail Address and password for authentication.

User Authentication

Please provide your AMD user account credentials to download the required files. If you don't have an account, [please create one](#). If you forgot your password, you can [reset it here](#).

E-mail Address:

Password:

Download and Install Now


Select your desired device and tool installation options and the installer will download and install just what is required.

Download Image (Install Separately)

The installer will download an image containing all devices and tool options for later installation. Use this option if you want to install a full image on a network drive or allow different users maximum flexibility when installing.

Copyright © 1986-2022 Xilinx, Inc. All rights reserved.
Copyright © 2022-2023 Advanced Micro Devices, Inc. All rights reserved.

< Back Next > Cancel



AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Select Product to Install

Select Product to Install

Select a product to continue installation. You will be able to customize the content in the next page.

Vitis

Installs Vitis Core Development Kit for embedded software and application acceleration development on AMD platforms. Vitis installation includes Vivado Design Suite. Users can also install Vitis Model Composer to design for AI Engines and Programmable Logic in MATLAB and Simulink.

Vivado

Includes the full complement of Vivado Design Suite tools for design, including C-based design with Vitis High-Level Synthesis, implementation, verification and device programming. Complete device support, cable driver, and Document Navigator included. Users can also install Vitis Model Composer to design for AI Engines and Programmable Logic in MATLAB and Simulink.

On-Premises Install for Cloud Deployments

Install on-premises version of tools for cloud deployments.

BootGen

Installs Bootgen for creating bootable images targeting AMD SoCs and FPGAs.

Lab Edition

Installs only the Vivado Lab Edition. This standalone product includes Vivado Design Programmer, Vivado Logic Analyzer and UpdateMEM tools.

Hardware Server

Installs hardware server and JTAG cable drivers for remote debugging.


Power Design Manager (PDM)

Installs only the Power Design Manager (PDM). Power Design Manager is a standalone design tool used to estimate power.

Copyright © 1986-2022 Xilinx, Inc. All rights reserved.
Copyright © 2022-2023 Advanced Micro Devices, Inc. All rights reserved.

< Back Next > Cancel

Customize Installation for BASYS 3



AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Vitis Unified Software Platform

Vitis Unified Software Platform

Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.

The Vitis unified software platform enables the development of embedded software and accelerated applications on heterogeneous AMD platforms including FPGAs, SoCs, and Versal ACAPs. It provides a unified programming model for accelerating Edge, Cloud, and Hybrid computing applications. This installation is a superset that includes the Vivado Design Suite as well. Users can add Vitis Model Composer which is a AMD toolbox for MATLAB and Simulink to design for AI Engines and Programmable Logic. If you have been using AMD System Generator for DSP, you can continue development using Vitis Model Composer.

- Design Tools
 - Vitis Unified Software Platform
 - Vitis
 - Vitis IP Cache (Enable faster on-boarding for new users)
 - Vivado
 - Vitis HLS
 - Vitis Model Composer (Toolbox for MATLAB and Simulink. Includes the functionality of System Generator for DSP)
 - DocNav
- Devices
 - Install devices for Alveo and edge acceleration platforms
 - Install Devices for Kria SOMs and Starter Kits
 - Devices for Custom Platforms
 - SoCs
 - 7 Series
 - Artix-7
 - Kintex-7
 - Spartan-7
 - Virtex-7
 - UltraScale
 - UltraScale+
 - Versal ACAP
 - Engineering Sample Devices for Custom Platforms
- Installation Options
 - NOTE: Cable Drivers are not installed on Linux. Please follow the instructions in UG973 to install Linux cable drivers


Download Size: 18.29 GB
Disk Space Required: 91.36 GB

Reset to Defaults




Copyright © 1986-2022 Xilinx, Inc. All rights reserved.
Copyright © 2022-2023 Advanced Micro Devices, Inc. All rights reserved.

< Back Next > Cancel

Recommendation: Use the Default Installation Directory



Hurry Up and Wait



Install the Cable Drivers

```
fred@shopUbuntu885: /tools/Xilinx/Vivado/2023.1/data/xicom/cable_drivers/lin64/install_script/install_drivers
```

```
fred@shopUbuntu885:~$ cd /tools/Xilinx/Vivado/2023.1/data/xicom/cable_drivers/lin64/install_script/install_drivers
fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1/data/xicom/cable_drivers/lin64/install_script/install_drivers$ sudo ./install_drivers
[sudo] password for fred:
INFO: Installing cable drivers.
INFO: Script name = ./install_drivers
INFO: HostName = shopUbuntu885
INFO: RDI_BINROOT= .
INFO: Current working dir = /tools/Xilinx/Vivado/2023.1/data/xicom/cable_drivers/lin64/install_script/install_drivers
INFO: Kernel version = 6.2.0-31-generic.
INFO: Arch = x86_64.
USB udev file exists and will not be updated.
--File /etc/udev/rules.d/52-xilinx-ftdi-usb.rules exists.
--File /etc/udev/rules.d/52-xilinx-ftdi-usb.rules version = 0001
--File 52-xilinx-ftdi-usb.rules exists.
--File 52-xilinx-ftdi-usb.rules version = 0001
--File 52-xilinx-ftdi-usb.rules is already updated.
--File /etc/udev/rules.d/52-xilinx-pcusb.rules exists.
--File /etc/udev/rules.d/52-xilinx-pcusb.rules version = 0002
--File 52-xilinx-pcusb.rules exists.
--File 52-xilinx-pcusb.rules version = 0002
--File 52-xilinx-pcusb.rules is already updated.

INFO: Digilent Return code = 0
INFO: Xilinx Return code = 0
INFO: Xilinx FTDI Return code = 0
INFO: Return code = 0
INFO: Driver installation successful.
CRITICAL WARNING: Cable(s) on the system must be unplugged then plugged back in order for the driver scripts to update the cables.
fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1/data/xicom/cable_drivers/lin64/install_script/install_drivers$
```

Setup to Launch Vivado

```

fred@shopUbuntu885: ~
File Edit View Search Terminal Help

fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1$ ./settings64.sh
fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1$ cd
fred@shopUbuntu885:~$ vivado

***** Vivado v2023.1 (64-bit)
**** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
**** IP Build 3864474 on Sun May  7 20:36:21 MDT
**** SharedData Build 3865790 on Sun May 07 13:33
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved
** Copyright 2022-2023 Advanced Micro Devices, Inc.

start_gui
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 10:00:00 MDT 2023
fred@shopUbuntu885:~$ sudo adduser $USER dialout
[sudo] password for fred:
The user `fred' is already a member of `dialout'.
fred@shopUbuntu885:~$
  
```

Enable USB drivers to be used with a serial terminal

UG893 Page 9



Launching the Vivado IDE from the Command Line on Windows or Linux

Enter the following command at the command prompt:

```
<install_path>/Vivado/<version>/bin/vivado
```

Note: When you enter this command, it automatically runs `vivado -mode gui` to launch the Vivado IDE. If you need help, type `vivado -help`.



TIP: To add the Vivado tools path to your current shell/command prompt, run `settings64.bat` or `settings64.sh` from the `<install_path>/Vivado/<version>` directory.

Chapter 1: Introduction

Preferred Setup to Launch Vivado


```
Open  [F4] .bashrc Save [≡] [–] [□] [×]
83 alias fgrep='fgrep --color=auto'
84 alias egrep='egrep --color=auto'
85 fi
86
87 # colored GCC warnings and errors
88 #export GCC_COLORS='error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01'
89
90 # some more ls aliases
91 alias ll='ls -alF'
92 alias la='ls -A'
93 alias l='ls -CF'
94
95 # Add an "alert" alias for long running commands.  Use like so:
96 #   sleep 10; alert
97 alias alert='notify-send --urgency=low -i "$([ $? = 0 ] && echo terminal || echo error)" "$
    (history|tail -n1|sed -e '\''s/^\s*[0-9]\+\s*//;s/[;&|]\s*alert$//'\`)"'
98
99 # Alias definitions.
100 # You may want to put all your additions into a separate file like
101 # ~/.bash_aliases, instead of adding them here directly.
102 # See /usr/share/doc/bash-doc/examples in the bash-doc package.
103
104 if [ -f ~/.bash_aliases ]; then
105     . ~/.bash_aliases
106 fi
107
108 # enable programmable completion features (you don't need to enable
109 # this, if it's already enabled in /etc/bash.bashrc and /etc/profile
110 # sources /etc/bash.bashrc).
111 if ! shopt -oq posix; then
112     if [ -f /usr/share/bash-completion/bash_completion ]; then
113         . /usr/share/bash-completion/bash_completion
114     elif [ -f /etc/bash_completion ]; then
115         . /etc/bash_completion
116     fi
117 fi
118
119 source /tools/Xilinx/Vivado/2023.1/settings64.sh
sh  Tab Width: 8  Ln 85, Col 3  INS
```





Installation Verification – Create a New Project


The image shows the Vivado ML Edition 'New Project' dialog box. The 'Project Type' section is active, and the 'RTL Project' option is selected. The 'Do not specify sources at this time' checkbox is checked, and a red arrow points to it. The background shows the Vivado interface with 'Quick Start' and 'Tasks' sections.

Project Type
Specify the type of project to create.

- RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
 Do not specify sources at this time 
 Project is an extensible Vitis platform
- Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.
 Do not specify sources at this time
- I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.
- Imported Project**
Create a Vivado project from a Synplify Project File.
- Example Project**
Create a new Vivado project from a predefined template.

Navigation buttons: 

Installation Verification – Create a New Project



The screenshot shows the Vivado 2023.1 IDE interface for a project named 'expensive_led_blinker'. The 'PROJECT MANAGER' window displays the project hierarchy:

- Design Sources (1)
 - fancy_blinker_top (fancy_blinker_top.v) (2)
 - led_clk_gen : led_clk_generator (led_clk_generator.v)
 - led_drvr : led_driver (led_driver.v)
- Constraints (1)
 - constrs_1 (1)
 - Basys-3-Master.xdc
- Simulation Sources (1)
- Utility Sources (1)

The 'Synthesis Run Properties' window shows the following details for 'synth_1':

- Name: synth_1
- Part: xc7a35tcbg236-1 (active)
- Description: Vivado Synthesis Defaults
- Status: synth_design Complete!
- Constraints: constrs_1 (active)
- Run directory: /home/fred/expensive_led_blinker/expensive_led_blinker.runs

The 'Sources' window shows the project structure with 'Basys-3-Master.xdc' highlighted. The 'Tcl Console' window displays the following code:

```

6 ## clock signal
7 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports clk]
8 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
  
```

The 'Design Runs' table at the bottom shows the synthesis and implementation status:

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TR
synth_1	constrs_1	synth_design Complete!						
impl_1	constrs_1	write_bitstream Complete!	6.944	0.000	0.308	0.000	0.000	0.077

Installation Verification – Basys-3-Master.xdc


Project Summary x Basys-3-Master.xdc x

/home/fred/expensive_led_blinker/Basys-3-Master.xdc

```

20 #set_property -dict { PACKAGE_PIN V2      IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
21 #set_property -dict { PACKAGE_PIN T3      IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
22 #set_property -dict { PACKAGE_PIN T2      IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23 #set_property -dict { PACKAGE_PIN R3      IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24 #set_property -dict { PACKAGE_PIN W2      IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25 #set_property -dict { PACKAGE_PIN U1      IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26 #set_property -dict { PACKAGE_PIN T1      IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27 #set_property -dict { PACKAGE_PIN R2      IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
29
30 ## LEDs
31 set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
32 set_property -dict { PACKAGE_PIN E19      IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
33 set_property -dict { PACKAGE_PIN U19      IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
34 set_property -dict { PACKAGE_PIN V19      IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
35 set_property -dict { PACKAGE_PIN W18      IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
36 set_property -dict { PACKAGE_PIN U15      IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
37 set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
38 set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
39 set_property -dict { PACKAGE_PIN V13      IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
40 set_property -dict { PACKAGE_PIN V3       IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
41 set_property -dict { PACKAGE_PIN W3       IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
42 set_property -dict { PACKAGE_PIN U3       IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
43 set_property -dict { PACKAGE_PIN P3       IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
44 set_property -dict { PACKAGE_PIN N3       IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
45 set_property -dict { PACKAGE_PIN P1       IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
46 set_property -dict { PACKAGE_PIN L1       IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
47
48
49 ##7 Segment Display
50 #set_property -dict { PACKAGE_PIN W7      IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
51 #set_property -dict { PACKAGE_PIN W6      IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
52 #set_property -dict { PACKAGE_PIN U8      IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
53 #set_property -dict { PACKAGE_PIN V8      IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
54 #set_property -dict { PACKAGE_PIN U5      IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]

```



The screenshot shows the Vivado IDE interface. The main window displays the Basys-3-Master.xdc file with the following content:

```

/home/fred/expensive_led_blinker/Basys-3-Master.xdc

20 #set_property -dict { PACKAGE_PIN V2      IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
21 #set_property -dict { PACKAGE_PIN T3      IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
22 #set_property -dict { PACKAGE_PIN T2      IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23 #set_property -dict { PACKAGE_PIN R3      IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24 #set_property -dict { PACKAGE_PIN W2      IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25 #set_property -dict { PACKAGE_PIN U1      IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26 #set_property -dict { PACKAGE_PIN T1      IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27 #set_property -dict { PACKAGE_PIN R2      IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
29
30 ## LEDs
31 set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
32 set_property -dict { PACKAGE_PIN E19      IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
33 set_property -dict { PACKAGE_PIN U19      IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
34 set_property -dict { PACKAGE_PIN V19      IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
35 set_property -dict { PACKAGE_PIN W18      IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
36 set_property -dict { PACKAGE_PIN U15      IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
37 set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
38 set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
39 set_property -dict { PACKAGE_PIN V13      IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
40 set_property -dict { PACKAGE_PIN V3       IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
41 set_property -dict { PACKAGE_PIN W3       IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
42 set_property -dict { PACKAGE_PIN U3       IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
43 set_property -dict { PACKAGE_PIN P3       IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
44 set_property -dict { PACKAGE_PIN N3       IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
45 set_property -dict { PACKAGE_PIN P1       IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
46 set_property -dict { PACKAGE_PIN L1       IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
47
48
49 ##7 Segment Display
50 #set_property -dict { PACKAGE_PIN W7      IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
51 #set_property -dict { PACKAGE_PIN W6      IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
52 #set_property -dict { PACKAGE_PIN U8      IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
53 #set_property -dict { PACKAGE_PIN V8      IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
54 #set_property -dict { PACKAGE_PIN U5      IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]

```

The Synthesis Run Properties dialog is open, showing the synthesis process completed successfully. The status is "synth_design Complete". The run directory is "/home/fred/expensive_led_blinker/expensive_led_blinker/run/".

The Ttd Console shows the following output:

Name	Constraints	Status	WNS	TNS	WHS	TBSS	TPWS	Total Power	Failed Routes	Methodology	QoA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start	Elaps
synth_1	constraints_1	synth_design Complete	6.944	0.000	0.308	0.000	0.000	0.077	0	16 Warn	2023.1		9	28	0	0	0	9:23.745 PM	0:00

Installation Verification – LED Blinker Modules

```


23 module fancy_blinker_top(
24     input clk,
25     output [15:0] led,
26     output [0:3] an
27 );
28
29     assign an = 4'b1111;
30
31     wire [0:3] w_led_clk_out;
32
33     led_clk_generator led_clk_gen(
34         .clk(clk),
35         .led_clk_out(w_led_clk_out)
36     );
37
38     led_driver led_drvr(
39         .led_clk_in(w_led_clk_out),
40         .led_select(led)
41     );
42
43 endmodule

```

```

23 module led_clk_generator(
24     input clk,
25     output [3:0] led_clk_out
26 );
27
28     //led_counter overflows at 16,777,216
29     //blink rate = 16,777,216/100,000,000 = 0.1677216s = 5.96Hz
30     reg [27:0] led_counter = 0;
31     always @ (posedge clk)
32     begin
33         led_counter <= led_counter + 1;
34     end
35     assign led_clk_out[3:0] = led_counter[27:24];
36 endmodule

```



```

23 module led_driver(
24     input [3:0] led_clk_in,
25     output reg [15:0] led_select
26 );
27
28     always @*
29     begin
30         case(led_clk_in)
31             4'b0000:
32                 begin
33                     led_select = 16'h0001;
34                 end
35             4'b0001:
36                 begin
37                     led_select = 16'h0002;
38                 end
39             4'b0010: ...
43             4'b0011: ...
47             4'b0100: ...
51             4'b0101: ...
55             4'b0110: ...
59             4'b0111: ...
63             4'b1000: ...
67             4'b1001: ...
71             4'b1010: ...
75             4'b1011: ...
79             4'b1100: ...
83             4'b1101: ...
87             4'b1110: ...
91             4'b1111:
92                 begin
93                     led_select = 16'h8000;
94                 end
95             endcase
96     end
97 endmodule

```

Installation Verification – LED Blinker Modules

This week we will always run using a timescale of 1ns/1ps. The following code will appear at the top of each module:

'timescale 1ns / 1ps

This translates to a minimum clock delay of 1ns with a resolution of 0.001ns.

```
1  `timescale 1ns / 1ps
2  module fancy_blinker_top(
3      input clk,
4      output [15:0] led,
5      output [0:3] an
6  );
7
8      assign an = 4'b1111;
9
10     wire [0:3] w_led_clk_out;
11
12     led_clk_generator led_clk_gen(
13         .clk(clk),
14         .led_clk_out(w_led_clk_out)
15     );
16
17     led_driver led_drvr(
18         .led_clk_in(w_led_clk_out),
19         .led_select(led)
20     );
21
22 endmodule
```

Force Clock: /fancy_blinker_top/clk


Enter parameters below to force the signal to a constant value. Assignments made from within HDL code or any previously applied constant or clock force will be overridden.

Signal name:	/fancy_blinker_top/clk
Value radix:	Hexadecimal
Leading edge value:	1
Trailing edge value:	0
Starting after time offset:	0ns
Cancel after time offset:	
Duty cycle (%):	50
Period:	10ns


100MHz clock

OK Cancel

Installation Verification – LED Blinker Modules



Installation Verification – Program the Device



HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210183B7AFD3A

There are no debug cores. [Program device](#) [Refresh device](#)

Hardware

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210183B7AF	Open
xc7a35t_0 (1)	Programmed
XADC (System Monitor)	

PROGRAM AND DEBUG

[Generate Bitstream](#)

Open Hardware Manager

Open Target

Program Device

Add Configuration Memory Device

Hardware Device Properties

xc7a35t_0

Name: xc7a35t_0
 Part: xc7a35t
 ID code: 0362D093
 IR length: 6
 Status: Programmed
 Programming file: er.runs/impl_1/fancy_blinker_t
 Probes file:


General Properties

MORE TO COME..

Thank you for attending!!!

Please consider the resources below:

- xilinx.com





Thank You

Sponsored by

