



Field-Programmable Gate Array (FPGA) Primer

### Day 1: Vivado ML Installation

11111111

Sponsored by









## Webinar Logistics

- Turn on your system sound to hear the streaming presentation.
- If you have technical problems, click "Help" or submit a question asking for assistance.
- Participate in 'Attendee Chat' by maximizing the chat widget in your dock.



Sponsored By





# Fred Eady


Visit 'Lecturer Profile' in your console for more details.



## AGENDA



- Ubuntu Installation Prerequisites
- Vivado Design Suite Installation
- A Very Expensive But Fancy LED Blinker






Field-Programmable Gate Array (FPGA) Primer Vivado ML Installation Ubuntu Install Prerequisites

Sponsored By

#### **Install libncurses5 and libtinfo5**






Field-Programmable Gate Array (FPGA) Primer Vivado ML Installation Vivado Design Suite Installation

Sponsored By

#### **Download the Unified Installer**



\_2023.1\_0507\_☆ © \_1903\_Lin64.bin × 18/sec)

6



Field-Programmable Gate Array (FPGA) Primer Vivado ML Installation Vivado Design Suite Installation

Sponsored By

# By

#### **Run the Unified Installer**

F	fred@shopUbuntu885: ~/Downloads	
File Edit View Search Terminal	Help	
	<pre>\$ chmod +x Xilinx_Unified_2023.1_0507_: \$ sudo ./Xilinx_Unified_2023.1_0507_19(</pre>	
Uncompressing AMD Installer fo	r FPGAs and Adaptive SoCs	
••••••		••••••
• • • • • • • • • • • • • • • • • • • •		
••••••		• • • • • • • • • • • • • • • • • • • •
 This is a fresh install. INFO Could not detect the disp If you are using a high is: export XINSTALLER_SCALE setenv XINSTALLER_SCALE	resolution monitor, you can set the in =2	nsaller scale factor like th
INFO - Started in: 2 Sec	lidated, can connect to internet.	



Field-Programmable Gate Array (FPGA) Primer Vivado ML Installation

Vivado Design Suite Installation

Sponsored By




#### **Install Vitis.. Not Vivado?**

AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Select Install Type	
Select Install Type	AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Select Product to Install – 💷 🗙
Please select install type and provide your AMD.com E-mail Address and password for authentication.	Select Product to Install
User Authentication	Select a product to continue installation. You will be able to customize the content in the next page.
Please provide your AMD user account credentials to download the required files.         If you don't have an account, please create one.         If you forgot your password, you can reset it here.         E-mail Address         therealfredeady@gmail.com         Password	<ul> <li>Vitis         Installs Vitis Core Development Kit for embedded software and application acceleration development on AMD platforms, Vitis             installation includes Vivado Design Suite. Users can also install Vitis Model Composer to design for AI Engines and Programmable             Logic in MATLAB and Simulink.             Vivado</li> </ul>
O Download and Install Now	Includes the full complement of Vivado Design Suite tools for design, including C-based design with Vitis High-Level Synthesis, implementation, verification and device programming. Complete device support, cable driver, and Document Navigator included. Users can also install Vitis Model Composer to design for Al Engines and Programmable Logic in MATLAB and Simulink.
Select your desired device and tool installation options and the installer will download and install just what is requi	
O Download Image (Install Separately)	On-Premises Install for Cloud Deployments Install on-premises version of tools for cloud deployments.
The installer will download an image containing all devices and tool options for later installation. Use this option if a full image on a network drive or allow different users maximum flexibility when installing.	<ul> <li>BootGen</li> <li>Installs Bootgen for creating bootable images targeting AMD SoCs and FPGAs.</li> </ul>
	O Lab Edition
	Installs only the Vivado Lab Edition. This standalone product includes Vivado Design Programmer, Vivado Logic Analyzer and UpdateMEM tools.
	⊖ Hardware Server
	Installs hardware server and JTAG cable drivers for remote debugging.
	O Power Design Manager (PDM)
	Installs only the Power Design Manager (PDM). Power Design Manager is a standalone design tool used to estimate power
	Copyright © 1986-2022 Xilinx, Inc. All rights reserved.       < Back
Copyright © 1986-2022 Xilinx, Inc. All rights reserved. Copyright © 2022-2023 Advanced Micro Devices, Inc. All rights reserved.	Next > Cancel 8



Sponsored By

#### **Customize Installation for BASYS 3**



9



Sponsored By

### **Recommendation: Use the Default Installation Directory**

AMD Unified Installer for FPGAs & Adaptive	e SoCs 2023.1 - Select Destination Directory	- • ×
Select Destination Directory		
Choose installation options such as location and shortcuts.		
Installation Options Select the installation directory /tools/Xilinx /tools/Xilinx/Vitis/2023.1 /tools/Xilinx/Vitis/2023.1 /tools/Xilinx/Vitis_HLS/2023.1 /tools/Xilinx/Model_Composer/2023.1 /tools/Xilinx/DocNav Download location /tools/Xilinx/Downloads/Vitis_2023.1 Disk Space Required Download Size: 18.29 GB Disk Space Required: 91.36 GB Final Disk Usage: 50.5 GB Disk Space Available: 455.21 GB	Select shortcut and file association options ✓ Create program group entries Xilinx Design Tools ✓ Create desktop shortcuts	
Copyright © 1986-2022 Xilinx, Inc.  All rights reserved. Copyright © 2022-2023 Advanced Micro Devices, Inc.  All rights reser	ved.	t > <u>C</u> ancel

10



Installation Progress

41 minutes left at 9 MB/sec.

Final Processing.


Downloading files (162.09 MB / 18.29 GB)

Field-Programmable Gate Array (FPGA) Primer **Vivado ML Installation** 

**Vivado Design Suite Installation** 

Sponsored By

#### **Hurry Up and Wait**



Copyright @ 1986-2022 Xilinx, Inc. All rights reserved. Copyright @ 2022-2023 Advanced Micro Devices, Inc. All rights reserved. Copyright @ 1986-2022 Xilinx, Inc. All rights reserved. Copyright @ 2022-2023 Advanced Micro Devices, Inc. All righ

ΟK

11 <u>C</u>ancel

I<u>n</u>stall



Field-Programmable Gate Array (FPGA) Primer **Vivado ML Installation Vivado Design Suite Installation** 

#### **Install the Cable Drivers**

fred@shopUbuntu885: /tools/Xilinx/Vivado/2023.1/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers ΓŦ. Ω. fred@shopUbuntu885:~\$ cd /tools/Xilinx/Vivado/2023.1/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers\$ sudo ./install\_drivers [sudo] password for fred: INFO: Installing cable drivers. INFO: Script name = ./install drivers INFO: HostName = shopUbuntu885 INFO: RDI BINROOT= . INFO: Current working dir = /tools/Xilinx/Vivado/2023.1/data/xicom/cable drivers/lin64/install script/install drivers INFO: Kernel version = 6.2.0-31-generic. INF0: Arch = x86 64. USB udev file exists and will not be updated. --File /etc/udev/rules.d/52-xilinx-ftdi-usb.rules exists. --File /etc/udev/rules.d/52-xilinx-ftdi-usb.rules version = 0001 --File 52-xilinx-ftdi-usb.rules exists. --File 52-xilinx-ftdi-usb.rules version = 0001 --File 52-xilinx-ftdi-usb.rules is already updated. -File /etc/udev/rules.d/52-xilinx-pcusb.rules exists. --File /etc/udev/rules.d/52-xilinx-pcusb.rules version = 0002 --File 52-xilinx-pcusb.rules exists. --File 52-xilinx-pcusb.rules version = 0002 --File 52-xilinx-pcusb.rules is already updated. INFO: Digilent Return code = 0 INFO: Xilinx Return code = 0 INFO: Xilinx FTDI Return code = 0 INFO: Return code = 0INFO: Driver installation successful. CRITICAL WARNING: Cable(s) on the system must be unplugged then plugged back in order for the driver scripts to update the cables. fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers\$

Sponsored By



Field-Programmable Gate Array (FPGA) Primer **Vivado ML Installation Vivado Design Suite Installation** 

### **Setup to Launch Vivado**

fred@shopUbuntu885: ~ Q Edit View Search Terminal Help fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1\$ ./settings64.sh fred@shopUbuntu885:/tools/Xilinx/Vivado/2023.1\$ cd fred@shopUbuntu885:~\$ vivado \*\*\*\*\*\* Vivado v2023.1 (64-bit) \*\*\*\* SW Build 3865809 on Sun May 7 15:04:56 MDT 2023 \*\*\*\* IP Build 3864474 on Sun May 7 20:36:21 MDT \*\*\*\* SharedData Build 3865790 on Sun May 07 13:33

\*\* Copyright 1986-2022 Xilinx, Inc. All Rights

\*\* Copyright 2022-2023 Advanced Micro Devices,

start qui

J.F.

File

INFO: [Common 17-206] Exiting Vivado at Fri Sep 1 fred@shopUbuntu885:~\$ sudo adduser \$USER dialout [sudo] password for fred: The user `fred' is already a member of dialout'. fred@shopUbuntu885:~\$

> Enable USB drivers to be used with a serial terminal

**UG893 Page 9** 

Launching the Vivado IDE from the Command Line on Windows or Linux

Enter the following command at the command prompt:

<install\_path>/Vivado/<version>/bin/vivado

Note: When you enter this command, it automatically runs vivado -mode gui to launch the Vivado IDE. If you need help, type vivado -help.

TIP: To add the Vivado tools path to your current shell/command prompt, run *settings64.bat* or settings64.sh from the <install\_path>/Vivado/<version> directory.

*Chapter 1:* Introduction





Vivado Design Suite Installation

Sponsored By

#### **Preferred Setup to Launch Vivado**

.bashrc Open 🗸 **∫**+ Save  $\equiv$ × 24.4 84 alias egrep='egrep --color=auto' 85 fi 86 87 # colored GCC warnings and errors 88 #export GCC COLORS='error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01' 89 90 # some more ls aliases 91 alias ll='ls -alF' 92 alias la='ls -A' 93 alias l='ls -CF' 94 95 # Add an "alert" alias for long running commands. Use like so: 96 # sleep 10; alert 97 alias alert='notify-send --urgency=low -i "\$([ \$? = 0 ] && echo terminal || echo error)" "\$ (history|tail -n1|sed -e '\''s/^\s\*[0-9]\+\s\*//;s/[;&|]\s\*alert\$//'\'')"' 98 99 # Alias definitions. 100 # You may want to put all your additions into a separate file like 101 # ~/.bash aliases, instead of adding them here directly. 102 # See /usr/share/doc/bash-doc/examples in the bash-doc package. 103 104 if [ -f ~/.bash\_aliases ]; then 105 . ~/.bash aliases 106 fi 107 108 # enable programmable completion features (you don't need to enable 109 # this, if it's already enabled in /etc/bash.bashrc and /etc/profile 110 # sources /etc/bash.bashrc). 111 if ! shopt -oq posix; then 112 if [ -f /usr/share/bash-completion/bash\_completion ]; then . /usr/share/bash-completion/bash completion 113 114 elif [ -f /etc/bash completion ]; then 115 . /etc/bash completion 116 **fi** 117 fi 118 119 **source** /tools/Xilinx/Vivado/2023.1/settings64.sh sh ∼ Tab Width: 8 ∼ Ln 85, Col 3  $\sim$ INS





#### **Installation Verification – Create a New Project**

	New Project	×
Eile Flow Iools Window Help Q-Quick Access	Project Type Specify the type of project to create.	4
Quick Start Create Project > Open Project > Open Example Project > Tasks Manage IP > Open Hardware Manager > Vivado Store >	<ul> <li><u>BTL Project</u> You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.</li> <li><u>P</u> po not specify sources at this time</li> <li><u>Project</u> is an extensible <u>Vitis platform</u></li> <li><u>Post-synthesis Project</u> You will be able to add sources, view device resources, run design analysis, planning and implementation.</li> <li><u>Do not specify sources at this time</u></li> <li><u>VO Planning Project</u> Do not specify design sources. You will be able to view part/package resources.</li> <li><u>Imported Project</u> Create a Vivado project from a Synplify Project File.</li> <li><u>Example Project</u> Create a new Vivado project from a predefined template.</li> </ul>	
Learning Center Documentation and Tutorials > Quick Take Videos > What's New in 2023.1 >		
Tcl Console		cel



Field-Programmable Gate Array (FPGA) Primer Vivado ML Installation

A Very Expensive But Fancy LED Blinker

Sponsored By


#### **Installation Verification – Create a New Project**

<ul> <li>Flow Navigator</li> <li>PROJECT MANAGER</li> <li>PROJECT MANAGER</li> <li>Sour</li> <li>Settings         <ul> <li>Add Sources</li> <li>Language Templates</li> <li>IP INTEGRATOR</li> <li>Create Block Design</li> <li>Generate Block Design</li> <li>Generate Block Design</li> <li>SiMULATION</li> <li>Run Simulation</li> </ul> </li> </ul>		/home/fred/ex Q III • 6 ## Cloc 7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 16 #set_pr 17 #set_pr	<pre>pensive_led_blinker/Basys-3-Master.xdc</pre>	erite_bitstream Complete
Flow Navigator       ★ ♦ ?       PROJECT         PROJECT MANAGER       Sour         Add Sources	ECT MANAGER - expensive_led_blinker         rces       ? _ □ □ ▷ >         X   \$   \$   \$   0 0       Image: constraints (1)         > □ led_drwr : led_clk_generator (led_clk_generator.v)       0 led_driver (led_driver.v)         Constraints (1)       □ Basys-3-Master.xdc         Simulation Sources (1)       Utility Sources (1)	/home/fred/ex Q III • 6 ## Cloc 7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 16 #set_pr 17 #set_pr	<pre>pensive_led_blinker/Basys-3-Master.xdc</pre>	? - ? - C C X
<ul> <li>PROJECT MANAGER</li> <li>Settings         <ul> <li>Add Sources</li> <li>Language Templates</li> <li>IP Catalog</li> </ul> </li> <li>IP INTEGRATOR             Create Block Design             Open Block Design             Generate Block Design             Simulation</li> </ul>	rces       ? _ □ □ ×         ★   ★   ↑   ?   ● 0       Image: state	/home/fred/ex Q III • 6 ## Cloc 7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 16 #set_pr 17 #set_pr	<pre>pensive_led_blinker/Basys-3-Master.xdc</pre>	? - ? - C C X
Settings Add Sources Language Templates IP INTEGRATOR Create Block Design Open Block Design Generate Block Design SiMULATION Run Simulation Hier		/home/fred/ex Q III • 6 ## Cloc 7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 16 #set_pr 17 #set_pr	<pre>pensive_led_blinker/Basys-3-Master.xdc</pre>	? _ 🗆 🖒 X
Add Sources       Language Templates	Design Sources (1)	Q         ##            6         ##         Cloc           7         set_pro         8           13         #            14         #	*       X       Image: X       // Image: I	? _ O Ľ X
Add Sources Language Templates  IP INTEGRATOR Create Block Design Open Block Design Generate Block Design SIMULATION Run Simulation Hier	Design Sources (1)	Q         ##            6         ##         Cloc           7         set_pro         8           13         #            14         #	*       X       Image: X       // Image: I	? _ O Ľ X
IP INTEGRATOR     Create Block Design     Open Block Design     Generate Block Design     SIMULATION     Run Simulation     Hier	<pre>led_clk_gen : led_clk_generator (led_clk_generator.v) led_drvr : led_driver (led_driver.v) Constraints (1)</pre>	6 ## Cloc 7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 16 #set_pr 17 #set_pr 18 #set_pr	k signal perty -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports clk] clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]	? _ O Ľ X
IP INTEGRATOR Create Block Design Open Block Design Generate Block Design SIMULATION Run Simulation	<pre>led_drvr : led_driver (led_driver.v) Constraints (1)</pre>	7 set_pro 8 create 13 14 # 15 #set_pr 16 #set_pr 17 #set_pr 18 #set_pr	<pre>pertý -dict { PACKAGE_PIN WS IOSTANDARD LVCMOS33 } [get_ports clk] clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]</pre>	
Create Block Design Open Block Design Generate Block Design	Constraints (1)	13 * 14 * 15 * * * * * * * * * * * * * * * * *	$\begin{array}{c c} & \mathbf{Sources} \\ & \mathbf{Q} \\ & \mathbf{Q} \\ & \mathbf{X} \\ & \mathbf{A} \\ & \mathbf{A}$	
Create Block Design Open Block Design Generate Block Design	<pre>&gt; © constrs_1 (1)</pre>	14 # 15 #set_pr 16 #set_pr 17 #set_pr 18 #set_pr	$\begin{array}{c c} \mathbf{Q} \\ \mathbf{Q} \\ \mathbf{Q} \\ \mathbf{X} \\ \mathbf{X} \\ \mathbf{X} \\ \mathbf{A} \\ $	
Open Block Design Generate Block Design SIMULATION Run Simulation	Simulation Sources (1) Utility Sources (1)	14 # 15 #set_pr 16 #set_pr 17 #set_pr 18 #set_pr	ope	
Generate Block Design	Utility Sources (1)	14 # 15 #set_pr 16 #set_pr 17 #set_pr 18 #set_pr	ope	\$
SIMULATION Run Simulation		16	ope	
Run Simulation		18 #set_pr	Upe	
The			ope V 📄 Design Sources (1)	
		19 #set_pr 20 #set_pr	🥂 💦 🖕 🚛 🚛 👘 🖉 🖉	
		21 #set_pr 22 #set_pr		
	thesis Run Properties ? _ 🗆 🖒 🤇	23 #set_pr 24 #set_pr		.or.v)
	nth_1 ←   →   ‡			
> Open Elaborated Design	ne: synth 1 💿	27 #set pr	<sup>ope</sup> ∨ ⊨ Constraints (1)	
SYNTHESIS	t: @xc7a35tcpg236-1 (active)	28 29 30 <i>## LEDs</i>		
Run Synthesis Desi	scription: Vivado Synthesis Defaults	31 set_pro	per Constra_1 (1)	
> Open Synthesized Design Stat		32 set_pro 33 set_pro	per Basys-3-Master.xdc	
	nstraints:	34 set_pro 35 set_pro		
IMPLEMENTATION	n directory: /home/fred/expensive led_blinker/expensive led_blinker.runs	36 set_pro 37 set pro	per	
Run Implementation	r directory. Momented/expensive_led_binker/expensive_led_binker.rdire	✓ 38 set_pro 39 set_pro		
> Open Implemented Design	neral Properties Options Log Reports Messages	40 set pro	Der 1	
PROGRAM AND DEBUG				
Generate Bitstream	Console Messages Log Reports Design Runs x			
> Open Hardware Manager	★     ↓     ≫     +     %		Hierarchy Libraries Compile Order	
Name		VHS THS WBSS	Hierarchy Libraries Compile Order	
	synth_1 constrs_1 synth_design Complete! ✓ impl 1 constrs 1 write bitstream Complete! 6.944 0.000 0	308 0.000	0.000 0.077 0 16 Warn 9 28 0	0 0 9/1/23, 7:46 PM
	a mp_1 conclut_ mice_biot completer 0.944 0.000 C	0.000		5 5 5/1/20, //HOTPI



Sponsored By

#### **Installation Verification – Basys-3-Master.xdc**





24

25

26

27

28

29

30

33 i

35

Field-Programmable Gate Array (FPGA) Primer **Vivado ML Installation** 


A Very Expensive But Fancy LED Blinker



#### **Installation Verification – LED Blinker Modules**

module fancy\_blinker\_top( 23 🖯 24 input clk, 25 output [15:0] led, 26 output [0:3] an 27 ); 28 29 assign an = 4'bllll; 30 31 wire [0:3] w led clk out; 32 led\_clk\_generator led\_clk\_gen( 33 .clk(clk), 34 .led clk out(w led clk out) 35 36 ): 37 led driver led drvr( 38 .led clk in(w led clk out), 39 .led\_select(led) 40 41 ); 42 endmodule 43 🔿

```
module led clk generator(
23 🖯
         input clk,
         output [3:0] led clk out
          ):
         //led counter overflows at 16,777,216
         //blink rate = 16,777,216/100,000,000 = 0.1677216s = 5.96Hz
         reg [27:0] led counter = 0;
         always @ (posedge clk)
31 🖯
32 🖯
          begin
             led counter <= led counter + 1;</pre>
34 🖨
          end
         assign led clk out[3:0] = led counter[27:24];
36 ← endmodule
```



module led driver( 23 O input [3:0] led clk in, 24 25 output reg [15:0] led select 26 ); 27 28 🖯 always @\* 29 🖯 begin case(led\_clk\_in) 30 🕀 31 🖯 4'b0000: 32 🖯 begin 33 led select = 16'h0001; 34 🗀 end 35 🖂 4'b0001: 36 🖂 begin led select = 16'h0002; 37 38 🏳 end 39 🕁 4'b0010:... 43 🕀 4'b0011:... 4'b0100:... 47 🕀 51 🕀 4'b0101:... 55 E 4'b0110:... 59 🕀 4'b0111:... 63 ÷ 4'b1000:... 67 🕀 4'b1001:... 71 🕀 4'b1010:... 75 🕂 4'b1011:... 4'b1100:... 79 F 83 🕀 4'b1101:... 87 🕀 4'b1110:... 91 🖯 4'b1111: 92 🖯 beain led select = 16'h8000: 93 94 A end 95 A endcase 96 end 97 △ endmodule



Sponsored By

#### **Installation Verification – LED Blinker Modules**

This week we will always run using a timescale of 1ns/1ps. The following code will appear at the top of each module:

#### 'timescale 1ns / 1ps

This translates to a minimum clock delay of 1ns with a resolution of 0.001ns.

Q, 💾	🔸 < 🔏 🖪 🗈 🗙 🖊
1 2 4 5 6 7 8 9 10	<pre>itimescale lns / lps module fancy_blinker_top(     input clk,     output [15:0] led,     output [0:3] an     );     assign an = 4'bllll;     wire [0:3] w_led_clk_out;</pre>
12 13 14 15 16 17	<pre>led_clk_generator led_clk_gen( .clk(clk), .led_clk_out(w_led_clk_out) ); led driver led drvr(</pre>
18 19 20 — 21 22 —	<pre>.led_clk_in(w_led_clk_out),    .led_select(led)    ); endmodule</pre>

10 11 12

13 14

15 16

17

18 19

Force Clock: /fancy_blinker_top/clk						
Enter parameters below to force the signal to a constant value. Assignments made from within HDL code or any previously applied constant or clock force will be overridden.						
Signal name:	/fancy_blinker_top/clk					
<u>V</u> alue radix:	Hexadecimal 🗸					
Leading edge value:	1 🛛					
<u>T</u> railing edge value:	0					
<u>S</u> tarting after time offset:	0ns 💿					
<u>Cancel after time offset:</u>						
<u>D</u> uty cycle (%):	50 🌲					
<u>P</u> eriod:	10ns 100MHz clock					
?	OK Cancel					



Sponsored By




#### **Installation Verification – LED Blinker Modules**

			167.773150000 ms					
Name	Value	0.0000000	0 ms	500.00000000 ms	1,000.00000000 ms	1,500.00000000 ms	2,000.00000000 ms	2,500.00000000
🕌 clk	1							
∨ ₩ led[15:0]	0002	0001	0002 0004	0008 X 0010 X 0020	0040 0080 0100	0200 0400 0800	1000 2000 4000	χ <u>εοοο</u> χγ
15]	0							
₩ [14]	0							
🕌 [13]	0							
₩ [12]	0							
11]	0							
10]	0							
19]	0							
18]	0							
₩ [7]	0							
16]	0							
15]	0							
14]	0							
¥ [3]	0							
¥ [2]	0							
11	1							
¥ [0]	0							
∨ ₩ an[0:3]	f				f			
¥ [0]	1							
11	1							
¥ [2]	1							
¥ [3]	1							
✓ <sup>®</sup> w_led_clk_out[0:3]	1	0	1 2	3 4 5	<u>6 7 7 8</u>	<u> </u>		_X f X⁰
🔓 [0]	0							
16 [1]	0							
16 [2]	0							20
16 [3]	1							



Sponsored By

#### **Installation Verification – Program the Device**



HARDWARE MANAG	ER - localhost/xilin>	_tcf/Digilent/2	10183B7AFD3A	
🕧 There are no deb	ug cores. Program	device Refres	h device	
Hardware	?	_ 🗆 🖒 ×		
Q   🛬   🌲   🖉	$ $ $ $ $ $ $ $	٥		
Name		Status		
∨ 🚺 localhost (1)		Connected		
∨ 📕 ♦ xilinx_tcf/D	igilent/210183B7AI	Open		
∨ 👜 xc7a35t_	0(1)	Programmec		
I XADC (	System Monitor)			
	~	PROGRAM	AND DEBUG	
		👫 <u>Generat</u>	e Bitstream	
		∨ Open H	ardware Ma	anager
<		Open	Target	
Hardware Device	Properties	Progr	ram Device	
🕲 кс7а35t_0		Add (	Configuration	Memory Device
Name:	кс7а35t_0			
Part:	xc7a35t			
ID code:	0362D093			
IR length:	6			
Status:	Programmed			
Programming file:	er.runs/impl_1/fan	ncy_blinker_t		
Probes file:		~		21
General Proper	ties	······································		_ ·





#### MORE TO COME..

## Thank you for attending!!!

Please consider the resources below:

xilinx.com

PROJECT MANAGER - gates_various2					
Sources	? _ 🗆 🖒 X				
Q 🗶 🖨 🕂 🖻 🔍 🔍 0	٥				
∨ 🚍 Design Sources (1)					
✓ ● ∴ gates_top (gates_top.v) (6)					
gateAND : andGate (andGate.v)					
gateNAND : nandGate (nandGate.v)					
gateOR : orGate (orGate.v)					
gateNOR : norGate (norGate.v)					
gateEXOR : exorGate (exorGate.v)					
gateEXNOR : exnorGate (exnorGate.v)					
> 🚍 Constraints (1)					
> 🚍 Simulation Sources (2)					
> 🚍 Utility Sources (1)					
Hierarchy Libraries Compile Order					





## Thank You





Same

