


ARM Development Primer



ARM I/O 101

November 14, 2017

FRED EADY

ARM Development Primer

AGENDA



ARM Development Primer

Practical CMSIS

```
*****
* @file      stm32f030x8.h
* @author    MCD Application Team
* @version   V2.2.3
* @date      29-January-2016
* @brief     CMSIS Cortex-M0 Device Peripheral Access Layer Header File.
*            This file contains all the peripheral register's definitions, bits
*            definitions and memory mapping for STM32F0xx devices.
*
*            This file contains:
*            - Data structures and the address mapping for all peripherals
*            - Peripheral's registers declarations and bits definition
*            - Macros to access peripheral's registers hardware
*
*****
```

ARM Development Primer

Practical CMSIS

RCC – Reset and Clock Control

```
326 typedef struct
327 {
328     __IO uint32_t CR;          /*!< RCC clock control register,          Address offset: 0x00 */
329     __IO uint32_t CFGR;       /*!< RCC clock configuration register,      Address offset: 0x04 */
330     __IO uint32_t CIR;        /*!< RCC clock interrupt register,          Address offset: 0x08 */
331     __IO uint32_t APB2RSTR;    /*!< RCC APB2 peripheral reset register,     Address offset: 0x0C */
332     __IO uint32_t APB1RSTR;    /*!< RCC APB1 peripheral reset register,     Address offset: 0x10 */
333     __IO uint32_t AHBENR;      /*!< RCC AHB peripheral clock register,      Address offset: 0x14 */
334     __IO uint32_t APB2ENR;     /*!< RCC APB2 peripheral clock enable register, Address offset: 0x18 */
335     __IO uint32_t APB1ENR;     /*!< RCC APB1 peripheral clock enable register, Address offset: 0x1C */
336     __IO uint32_t BDCR;        /*!< RCC Backup domain control register,     Address offset: 0x20 */
337     __IO uint32_t CSR;         /*!< RCC clock control & status register,    Address offset: 0x24 */
338     __IO uint32_t AHBSTR;      /*!< RCC AHB peripheral reset register,      Address offset: 0x28 */
339     __IO uint32_t CFGR2;       /*!< RCC clock configuration register 2,     Address offset: 0x2C */
340     __IO uint32_t CFGR3;       /*!< RCC clock configuration register 3,     Address offset: 0x30 */
341     __IO uint32_t CR2;         /*!< RCC clock control register 2,          Address offset: 0x34 */
342 } RCC_TypeDef;

494 #define RCC_BASE                (AHBPERIPH_BASE + 0x00001000)
495 #define FLASH_R_BASE            (AHBPERIPH_BASE + 0x00002000) /*!< FLASH registers base address */
496 #define OB_BASE                 ((uint32_t)0x1FFFF800U) /*!< FLASH Option Bytes base address */
497 #define FLASHSIZE_BASE          ((uint32_t)0x1FFFF7CCU) /*!< FLASH Size register base address */
498 #define UID_BASE                 ((uint32_t)0x1FFFF7ACU) /*!< Unique device ID register base address */
499 #define CRC_BASE                (AHBPERIPH_BASE + 0x00003000)
500
501 /*!< AHB2 peripherals */
502 #define GPIOA_BASE              (AHB2PERIPH_BASE + 0x00000000)
503 #define GPIOB_BASE              (AHB2PERIPH_BASE + 0x00000400)
504 #define GPIOC_BASE              (AHB2PERIPH_BASE + 0x00000800)
505 #define GPIOD_BASE              (AHB2PERIPH_BASE + 0x00000C00)
506 #define GPIOF_BASE              (AHB2PERIPH_BASE + 0x00001400)
```


ARM Development Primer

Practical CMSIS

Flash

```
224 typedef struct
225 {
226     __IO uint32_t ACR;           /*!<FLASH access control register,      Address offset: 0x00 */
227     __IO uint32_t KEYR;         /*!<FLASH key register,                 Address offset: 0x04 */
228     __IO uint32_t OPTKEYR;      /*!<FLASH OPT key register,            Address offset: 0x08 */
229     __IO uint32_t SR;           /*!<FLASH status register,             Address offset: 0x0C */
230     __IO uint32_t CR;           /*!<FLASH control register,            Address offset: 0x10 */
231     __IO uint32_t AR;           /*!<FLASH address register,            Address offset: 0x14 */
232     __IO uint32_t RESERVED;     /*!< Reserved,                          0x18 */
233     __IO uint32_t OBR;          /*!<FLASH option bytes register,        Address offset: 0x1C */
234     __IO uint32_t WRPR;         /*!<FLASH option bytes register,        Address offset: 0x20 */
235 } FLASH_TypeDef;

494 #define RCC_BASE                (AHBPERIPH_BASE + 0x00001000)
495 #define FLASH_R_BASE            (AHBPERIPH_BASE + 0x00002000) /*!< FLASH registers base address */
496 #define OB_BASE                 ((uint32_t)0x1FFFF800U) /*!< FLASH Option Bytes base address */
497 #define FLASHSIZE_BASE          ((uint32_t)0x1FFFF7CCU) /*!< FLASH Size register base address */
498 #define UID_BASE                 ((uint32_t)0x1FFFF7ACU) /*!< Unique device ID register base address */
499 #define CRC_BASE                (AHBPERIPH_BASE + 0x00003000)
500
501 /*!< AHB2 peripherals */
502 #define GPIOA_BASE              (AHB2PERIPH_BASE + 0x00000000)
503 #define GPIOB_BASE              (AHB2PERIPH_BASE + 0x00000400)
504 #define GPIOC_BASE              (AHB2PERIPH_BASE + 0x00000800)
505 #define GPIOD_BASE              (AHB2PERIPH_BASE + 0x00000C00)
506 #define GPIOF_BASE              (AHB2PERIPH_BASE + 0x00001400)
```

ARM Development Primer

Practical CMSIS

GPIO – General Purpose Input/Output

```
254 typedef struct
255 {
256     __IO uint32_t MODER;           /*!< GPIO port mode register,           Address offset: 0x00 */
257     __IO uint32_t OTYPER;         /*!< GPIO port output type register,      Address offset: 0x04 */
258     __IO uint32_t OSPEEDR;        /*!< GPIO port output speed register,     Address offset: 0x08 */
259     __IO uint32_t PUPDR;          /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
260     __IO uint32_t IDR;            /*!< GPIO port input data register,       Address offset: 0x10 */
261     __IO uint32_t ODR;            /*!< GPIO port output data register,      Address offset: 0x14 */
262     __IO uint32_t BSRR;           /*!< GPIO port bit set/reset register,    Address offset: 0x1A */
263     __IO uint32_t LCKR;           /*!< GPIO port configuration lock register, Address offset: 0x1C */
264     __IO uint32_t AFR[2];         /*!< GPIO alternate function low register, Address offset: 0x20-0x24 */
265     __IO uint32_t BRR;            /*!< GPIO bit reset register,            Address offset: 0x28 */
266 } GPIO_TypeDef;
```

```
494 #define RCC_BASE                (AHBPERIPH_BASE + 0x00001000)
495 #define FLASH_R_BASE            (AHBPERIPH_BASE + 0x00002000) /*!< FLASH registers base address */
496 #define OB_BASE                 ((uint32_t)0x1FFFF800U) /*!< FLASH Option Bytes base address */
497 #define FLASHSIZE_BASE          ((uint32_t)0x1FFFF7CCU) /*!< FLASH Size register base address */
498 #define UID_BASE                ((uint32_t)0x1FFFF7ACU) /*!< Unique device ID register base address */
499 #define CRC_BASE                (AHBPERIPH_BASE + 0x00003000)
500
501 /*!< AHB2 peripherals */
502 #define GPIOA_BASE              (AHB2PERIPH_BASE + 0x00000000)
503 #define GPIOB_BASE              (AHB2PERIPH_BASE + 0x00000400)
504 #define GPIOC_BASE              (AHB2PERIPH_BASE + 0x00000800)
505 #define GPIOD_BASE              (AHB2PERIPH_BASE + 0x00000C00)
506 #define GPIOF_BASE              (AHB2PERIPH_BASE + 0x00001400)
```

ARM Development Primer

Practical CMSIS

Peripheral Declarations

```
545 | #define FLASH                ((FLASH_TypeDef *) FLASH_R_BASE)
546 | #define OB                   ((OB_TypeDef *) OB_BASE)
547 | #define RCC                   ((RCC_TypeDef *) RCC_BASE)
548 | #define CRC                   ((CRC_TypeDef *) CRC_BASE)
549 | #define GPIOA                 ((GPIO_TypeDef *) GPIOA_BASE)
550 | #define GPIOB                 ((GPIO_TypeDef *) GPIOB_BASE)
551 | #define GPIOC                 ((GPIO_TypeDef *) GPIOC_BASE)
552 | #define GPIOD                 ((GPIO_TypeDef *) GPIOD_BASE)
553 | #define GPIOF                 ((GPIO_TypeDef *) GPIOF_BASE)
```

To Set I/O PIN PA.5 as OUTPUT-

Instead of: **(*GPIOA).MODER |= (GPIO_MODER_MODER5_0);**

We use: **GPIOA->MODER |= (GPIO_MODER_MODER5_0);**

ARM Development Primer


GPIO Fundamentals

8.4.1 GPIO port mode register (GPIOx_MODER) (x = A..F)

Address offset: 0x00

Reset values:

- 0x2800 0000 for port A
- 0x0000 0000 for other ports



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits $2y+1:2y$ **MODERy[1:0]**: Port x configuration bits ($y = 0..15$)

These bits are written by software to configure the I/O mode.

- 00: Input mode (reset state)
- 01: General purpose output mode
- 10: Alternate function mode
- 11: Analog mode



ARM Development Primer

GPIO Fundamentals

8.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A..F)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OTy**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain




GPIO Fundamentals

8.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..F)

Address offset: 0x0C

Reset values:

- 0x2400 0000 for port A
- 0x0000 0000 for other ports



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1:0]		PUPDR8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDR7[1:0]		PUPDR6[1:0]		PUPDR5[1:0]		PUPDR4[1:0]		PUPDR3[1:0]		PUPDR2[1:0]		PUPDR1[1:0]		PUPDR0[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits $2y+1:2y$ **PUPDRy[1:0]**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

- 00: No pull-up, pull-down
- 01: Pull-up
- 10: Pull-down
- 11: Reserved



ARM Development Primer


GPIO Fundamentals

8.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A..F)

Address offset: 0x08

Reset value:

- 0x0C00 0000 for port A
- 0x0000 0000 for other ports



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEEDR15 [1:0]		OSPEEDR14 [1:0]		OSPEEDR13 [1:0]		OSPEEDR12 [1:0]		OSPEEDR11 [1:0]		OSPEEDR10 [1:0]		OSPEEDR9 [1:0]		OSPEEDR8 [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEEDR7 [1:0]		OSPEEDR6 [1:0]		OSPEEDR5 [1:0]		OSPEEDR4 [1:0]		OSPEEDR3 [1:0]		OSPEEDR2 [1:0]		OSPEEDR1 [1:0]		OSPEEDR0 [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits $2y+1:2y$ **OSPEEDRy[1:0]**: Port x configuration bits ($y = 0..15$)

These bits are written by software to configure the I/O output speed.

x0: Low speed

01: Medium speed

11: High speed

Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed.



ARM Development Primer

GPIO Fundamentals

8.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A..F)

Address offset: 0x18

Reset value: 0x0000 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

8.4.11 GPIO port bit reset register (GPIOx_BRR) (x = A..F)

Address offset: 0x28

Reset value: 0x0000 0000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w



ARM Development Primer

GPIO Fundamentals

```
308 //*****
309 /** GPIO INIT
310 //*****
311 void initGPIO(void)
312 {
313     //enable PORTA -PORTB - PORTC GPIO Clocks
314     RCC->AHBENR |= (RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN);
315     //setup PA.5 - Green LED
316     GPIOA->MODER &= ~(GPIO_MODER_MODER5);
317     GPIOA->MODER |= (GPIO_MODER_MODER5_0);
318     GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_5);
319     GPIOA->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR5);
320     GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5_0);
321     GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5);
322     //setup PB.4-7 - LCD Data
323     GPIOB->MODER &= ~(GPIO_MODER_MODER4 | GPIO_MODER_MODER5 | GPIO_MODER_MODER6 | GPIO_MODER_MODER7);
324     GPIOB->MODER |= (GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0 | GPIO_MODER_MODER7_0);
325     GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_4 | GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_7);
326     GPIOB->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEEDR4 | GPIO_OSPEEDR_OSPEEDR5 | GPIO_OSPEEDR_OSPEEDR6 | GPIO_OSPEEDR_OSPEEDR7);
327     GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEEDR4_0 | GPIO_OSPEEDR_OSPEEDR5_0 | GPIO_OSPEEDR_OSPEEDR6_0 | GPIO_OSPEEDR_OSPEEDR7_0);
328     GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR4 | GPIO_PUPDR_PUPDR5 | GPIO_PUPDR_PUPDR6 | GPIO_PUPDR_PUPDR7);
329     //setup PC.5 - PC.8 - LCD Control
330     GPIOC->MODER &= ~(GPIO_MODER_MODER5 | GPIO_MODER_MODER6 | GPIO_MODER_MODER8);
331     GPIOC->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
332     GPIOC->OTYPER &= ~(GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_8);
333     GPIOC->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEEDR5 | GPIO_OSPEEDR_OSPEEDR6 | GPIO_OSPEEDR_OSPEEDR8);
334     GPIOC->OSPEEDR |= (GPIO_OSPEEDR_OSPEEDR5_0 | GPIO_OSPEEDR_OSPEEDR6_0 | GPIO_OSPEEDR_OSPEEDR8_0);
335     GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR5 | GPIO_PUPDR_PUPDR6 | GPIO_PUPDR_PUPDR8);
336 }
```



ARM Development Primer

A CFAL2004A-Y Driver

```
12  /*******
13  /***   FUNCTION PROTOTYPES
14  /*******
15  void delay_us_us(uint32_t dlyTicks);
16  void lcd_send_cmd_nibble(uint8_t bite);
17  void lcd_send_cmd_byte(uint8_t bite);
18  void lcd_send_data_nibble(uint8_t bite);
19  void lcd_send_data_byte(uint8_t bite);
20  void lcd_write1(uint8_t *dstr);
21  void lcd_write2(uint8_t *dstr);
22  void lcd_write3(uint8_t *dstr);
23  void lcd_write4(uint8_t *dstr);
24  void lcd_init(void);
25  void chkBusy(void);
26
27  #define lcdDataMask 0x00F0
28
29  //E - PC5
30  #define Ehi    GPIO_BSRR_BS_5
31  #define Elo    GPIO_BRR_BR_5
32  //RS - PC8
33  #define RShi    GPIO_BSRR_BS_8
34  #define RSlo    GPIO_BRR_BR_8
35  //RW - PC6
36  #define RWhi    GPIO_BSRR_BS_6
37  #define RWlo    GPIO_BRR_BR_6
38
39
40  #define setRW  GPIOC->BSRR = RWhi
41  #define clrRW  GPIOC->BRR = RWlo
42  #define setRS  GPIOC->BSRR = RShi
43  #define clrRS  GPIOC->BRR = RSlo
44  #define setE   GPIOC->BSRR = Ehi
45  #define clrE   GPIOC->BRR = Elo
```

lcd.h
Function Prototypes
RS-RW-E Definitions
Bit Set/Reset Macros



ARM Development Primer

A CFAL2004A-Y Driver


```
33 //*****
34 /* SystemCoreClockConfigure:
35 /* Configure SystemCoreClock using HSI
36 /* HSE is not populated on Nucleo board
37 //*****
38 void SystemCoreClockConfigure(void)
39 {
40     RCC->CR |= ((uint32_t)RCC_CR_HSION);           // Enable HSI
41     while ((RCC->CR & RCC_CR_HSIRDY) == 0);        // Wait for HSI Ready
42
43     RCC->CFGR = RCC_CFGR_SW_HSI;                    // HSI is system clock
44     while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI); // Wait for HSI used as system clock
45
46     FLASH->ACR = FLASH_ACR_PRFTBE;                 // Enable Prefetch Buffer
47     FLASH->ACR |= FLASH_ACR_LATENCY;                // Flash 1 wait state
48
49     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;                 // HCLK = SYSCLK
50     RCC->CFGR |= RCC_CFGR_PPRE_DIV1;                 // PCLK = HCLK
51
52     RCC->CR &= ~RCC_CR_PLLON;                        // Disable PLL
53
54     //PLL configuration: = HSI/2 * 12 = 48 MHz
55     RCC->CFGR &= ~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMUL);
56     //HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL
57     RCC->CFGR |= (RCC_CFGR_PLLSRC_HSI_DIV2 | RCC_CFGR_PLLMUL12);
58
59
60     RCC->CR |= RCC_CR_PLLON;                          // Enable PLL
61     while((RCC->CR & RCC_CR_PLLRDY) == 0) __NOP();   // Wait till PLL is ready
62
63     RCC->CFGR &= ~RCC_CFGR_SW;                        // Select PLL as system clock source
64     RCC->CFGR |= RCC_CFGR_SW_PLL;
65     while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL); // Wait till PLL is system clock src
66 }
```

ARM Development Primer

A CFAL2004A-Y Driver

```
18  //*****
19  /* SysTick Handler
20  //*****
21  void SysTick_Handler(void)
22  {
23      usTicks++;
24  }
25  //*****
26  /* Delay Microseconds
27  //*****
28  void delay_us (uint32_t dlyTicks) {
29      uint32_t curTicks;
30
31      curTicks = usTicks;
32      while ((usTicks - curTicks) < dlyTicks) { __NOP(); }
33  }


342 //*****
343 /* MAIN - Display Messages
344 //*****
345 int main (void)
346 {
347     SystemCoreClockConfigure();           // configure HSI as System Clock
348     SystemCoreClockUpdate();
349     SysTick_Config(SystemCoreClock / 1000000); // SysTick 1 uS interrupts
```



ARM Development Primer

A CFAL2004A-Y Driver


```
84  //*****
85  /** SEND CMD NIBBLE
86  //*****
87  void lcd_send_cmd_nibble(uint8_t bite)
88  {
89      clrE;
90      clrRS;
91      GPIOB->ODR &= ~(lcdDataMask);
92      GPIOB->ODR |= (bite & 0xF0);
93      setE;
94      delay_us(1);
95      clrE;
96  }
97  //*****
98  /** SEND CMD BYTE
99  //*****
100 void lcd_send_cmd_byte(uint8_t bite)
101 {
102     chkBusy();
103     lcd_send_cmd_nibble(bite);
104     lcd_send_cmd_nibble(bite << 4);
105 }
106 //*****
107 /** SEND DATA NIBBLE
108 //*****
109 void lcd_send_data_nibble(uint8_t bite)
110 {
111     clrE;
112     setRS;
113     GPIOB->ODR &= ~(lcdDataMask);
114     GPIOB->ODR |= (bite & 0xF0);
115     setE;
116     delay_us(1);
117     clrE;
118 }
119 //*****
120 /** SEND DATA BYTE
121 //*****
122 void lcd_send_data_byte(uint8_t bite)
123 {
124     chkBusy();
125     lcd_send_data_nibble(bite);
126     lcd_send_data_nibble(bite << 4);
127 }
```



ARM Development Primer

A CFAL2004A-Y Driver

```
68  //*****
69  /** LCD MESSAGES
70  //*****
71  //      "xxxxxxx | xxxxxxx | xxxxx  xxx | xxxxxxx | xxxxxxx | xxx"
72  uint8_t msgCec[] = "CEC ARM GPIO Primer ";
73  uint8_t msgDK[] = "Hosted By Digi-Key ";
74  uint8_t msgLcd[] = "CFAL2004A-Y Driver ";
75  uint8_t msgNuc[] = "STM32F030R8 Version ";
76  uint8_t msgAgn1[] = "Practical CMSIS ";
77  uint8_t msgAgn2[] = "GPIO Fundamentals ";
78  uint8_t msgAgn3[] = "a CFAL2004A-Y Driver";
79  uint8_t msgAgn4[] = "    Day 2's Done    ";
80  uint8_t msgdoth[] = "lcd.h ";
81  uint8_t msgcnt0[] = "Function Prototypes ";
82  uint8_t msgcnt1[] = "RS-RW-E Definitions ";
83  uint8_t msgcnt2[] = "Bit Set/Reset Macros";
84  uint8_t msgcnt3[] = "GPIO CMD MIDDLE ";
348 //*****
349 /** MAIN - Display Messages
350 //*****
351 int main (void)
352 {
353     SystemCoreClockConfigure(); // configure HSI as System Clock
354     SystemCoreClockUpdate();
355     SysTick_Config(SystemCoreClock / 1000000); // SysTick 1 uS interrupts
356
357     initGPIO();
358     initLCD();
359
360     lcd_writel(msgCec);
361     lcd_write2(msgDK);
362     lcd_write3(msgLcd);
363     lcd_write4(msgNuc);
364     while(1);
365 }
```



ARM Development Primer



ARM Development Primer

